|
|
| | -文章搜索 - 最新文章 - | |
Key to EDA Growth is System Level, Gartner Says |
| 发布时间:2005年7月4日 点击次数:461 |
| 来源:Electronic News 作者:Ann Steffora Mutschler |
ANAHEIM, Calif. -- To a full room of EDA professionals, Gartner Dataquest''s chief analyst for design and engineering acknowledged tools EDA tools are under-priced, but the price wars between tool providers has limited growth. With the firm predicting EDA tool revenue to reach $7.465 billion by 2009, chief EDA analyst Gary Smith explained the way to reach that figure from the nearly $4 billion predicted for this year, is to have the tools ready when the market needs them. For the next generation of 65nm process technology that means the tools need to be on the market now if those designs are to hit manufacturing when the ITRS roadmap predicts will be 2007. Furthermore, Gartner’s Daya Nadamuni explained the long-awaited electronic system level (ESL) tools, formerly called hardware/software co-design, may be the savior for the EDA industry because of the fact that at 90nm, there are several million usable gates. Also, design productivity, power and programmability issues demand that software is an increasing important part of the system design. Ultimately, design at this level would allow concurrent hardware and software design whereas today, these are typically done separately to disastrous results, she explained. Currently, Gartner has found that in searching for an ESL methodology; more than one type exists, driven by the type of design and the design process. Also, most of the methodologies are manual with little islands of automation. Connecting those islands will drive EDA growth, Nadamuni concluded. Gartner''s
*in billions of U.S. dollars Source: Gartner Dataquest |
|||||||||||||||||||
|
|
|
[英文资料] 相关文章: Intel Ups Q2 Forecast简介:
Intel is now forecasting Q2 revenues higher than the range previously expected by the company. The new forecast calls for revenues of between $9.1 billion and $9.3 billion as compared to a previously forecast range of $8.6 billion to $9.2 billion. The higher range is...... Rolling Back Development Costs with EDA
SIA Raises Forecast, Predicts 6% Growth this Year
ST Elaborates on Restructuring, Plans 150mm Fab Li
NEW VISHAY SILICONIX P-CHANNEL LOAD SWITCHES ARE INDUSTRY?S FIRST DESIGNED FOR ON-RESISTANCE RATINGS AT 1.5 V
16- to 24-Bit ∆∑ ADC Family with Easy Drive Input Current Cancellation Simplifies Front-End Signal Conditioning
Politicians, Visas and Stock Options
LTX Sales Fall 36%
IBM Opens Doors on Statistical Timing Analysis Sui
Infineon, Nanya Begin 90nm 300mm Volume DRAM Produ |
|
|
|