General Descriptions

The SS1621 is a 128-pattern (32x4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the SS1621 makes it suitable for multiple LCD applications including LCD modules and display subsystems. Only three or four lines are required for the interface between the host controller and the SS1621. The SS1621 contains a power down command to reduce power consumption.


Features

- Operating voltage: 2.4V~5.2V.
- Built-in 256kHz RC oscillator.
- External 32.768kHz crystal or 256kHz frequency source input.
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications.
- Internal time base frequency sources.
- Two selectable buzzer frequencies (2kHz/4kHz).
- Built-in time base generator and WDT.
- Time base or WDT overflow output.
- Power down command reduces power Consumption.
- 8 kinds of time base/WDT clock sources.
- 32x4 LCD driver.
- Built-in 32x4 bit display RAM.
- 3-wire serial interface.
- Internal LCD driving frequency source.
- Software configuration feature.
- Data mode and command mode instructions.
- R/W address auto increment.
- Three data accessing modes.
- VLCD pin for adjusting LCD operating voltage.

Last update: 2008-06-03 16:06

p. 1

Block Diagram



Note: \overline{CS} : Chip selection


BZ, \overline{BZ} : Tone outputs


WR, RD, DATA: Serial interface

IRQ: Time base or WDT overflow output COM0~COM3, SEG0~SEG31: LCD outputs

p. 2 Last update: 2008-06-03 04:36


Pin Assignment






SS1621B-48SSOP

SS1621D-28SKDIP





p. 3 Last update: 2008-06-03 04:36

PIN Description

PIN Name	I/O	Function
CS	Ι	Chip selection input with pull-high resistor When the \overline{CS} is logic high, the data and command read from or written to the SS1621 are disabled. The serial interface circuit is also reset. But if \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the SS1621 are all enabled.
RD	I	READ clock input with pull-high resistor Data in the RAM of the SS1621 are clocked out on the falling edge of the RD signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.
WR	Ι	WRITE clock input with pull-high resistor Data on the DATA line are latched into the SS1621 on the rising edge of the \overline{WR} signal.
DATA	I/O	Serial data input/output with pull-high resistor
GND		Negative power supply, ground
OSCO	О	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order
OSCI	Ι	to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if and on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
VLCD	I	LCD power input
VDD		Positive power supply
ĪRQ	О	Time base or WDT overflow flag, NMOS open drain output
BZ, \overline{BZ}	O	2kHz or 4kHz tone frequency output pair
COM0~COM3	О	LCD common outputs
SEG0~SEG31	O	LCD segment outputs

p. 4 Last update: 2008-06-03 04:36

Absolute Maximum Ratings

Supply Voltage0.3V ~ 5.5 V	Storage Temperature 50° C ~ 125°	C
Input Voltage V_{SS} - $0.3V \sim V_{DD} + 0.3V$	Operating Temperature 25° C ~ 75°	С

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics


Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	1 at affected	V_{DD}	Conditions				
V_{DD}	Operating Voltage	_	_	2.4		5.2	V
ī	Operating Current	3V	No load/LCD ON		150	300	μΑ
I_{DD1}	Operating Current	5V	On-chip RC oscillator		300	600	μΑ
ī	Operating Current	3V	No load/LCD ON		60	120	μΑ
l_{DD2}	Operating Current	5V	Crystal oscillator		120	240	μΑ
ī	Operating Current	3V	No load/LCD ON		100	200	μΑ
I_{DD3}	Operating Current	5V	External clock source		200	400	μΑ
T	Standby Current	3V	No load	_	0.1	5	μΑ
I_{STB}	Standby Current	5V	Power down mode		0.3	10	μΑ
V_{IL}	Input Low Voltage	3V	DATA WD GG DD	0	_	0.6	V
V IL	input Low Voltage	5V	DATA, WR, \overline{CS} , \overline{RD}	0		1.0	V
V_{IH}	Input High Voltage	3V	DATA, WR, CS, RD	2.4		3.0	V
V IH		5V		4.0	_	5.0	V
I_{OL1}	DATA, BZ, BZ, IRQ	3V	$V_{OL}=0.3V$	0.5	1.2		mA
¹ OL1	DATA, BZ, BZ, IKQ	5V	$V_{OL}=0.5V$	1.3	2.6		mA
I_{OH1}	DATA, BZ, \overline{BZ}	3V	V _{OH} =2.7V	-0.4	-0.8		mA
10H1		5V	V _{OH} =4.5 V	-0.9	-1.8		mA
I_{OL2}	LCD Common Sink Current	3V	$V_{OL}=0.3V$	80	150		μA
TOL2	Led common sink current	5V	$V_{OL}=0.5V$	150	250		μA
I_{OH2}	LCD Common Source Cur-	3V	V _{OH} =2.7V	-80	-120		μA
1OH2	rent	5V	V _{OH} =4.5 V	-120	-200		μΑ
I_{OL3}	LCD Segment Sink Current	3V	$V_{OL}=0.3V$	60	120		μΑ
10L3	200 Segment Shik Current	5V	$V_{OL}=0.5V$	120	200		μΑ
I_{OH3}	LCD Segment Source Cur-	3V	V _{OH} =2.7V	-40	-70	—	μΑ
10H3	rent	5V	V _{OH} =4.5 V	-70	-100		μΑ
R_{PH}	Pull-high Resistor	3V	DATA, \overline{WR} , \overline{CS} , \overline{RD}	40	80	150	kΩ
Крн	i dii iligii icolotoi	5V	DATA, WK, CS, KD	30	60	100	kΩ


p. 5 Last update: 2008-06-03 04:36

A.C. Characteristics

Sym.	D	Test Conditions		7.5	TD.	3.6	T.T\$4
	Parameter	$\mathbf{V}_{\mathbf{DD}}$	Conditions	Min.	Typ.	Max.	Unit
C	G , GI I	3V	O Li DG III		256	_	kHz
f_{SYS1}	System Clock		On-chip RC oscillator		256	_	kHz
C	G , GI I	3V	C 41 71 4	_	32.768	_	kHz
f_{SYS2}	System Clock		-Crystal oscillator		32.768	_	kHz
C	G , GI I	3V		_	256		kHz
f_{SYS3}	System Clock	5V	External clock source		256		kHz
			On-chip RC oscillator		F _{SYS1} /1024	_	Hz
f_{LCD}	LCD Clock		Crystal oscillator	_	F _{SYS2} /128	_	Hz
			External clock source		F _{SYS3} /1024		Hz
t _{COM}	LCD Common Period		n: Number of COM		n/f _{LCD}	_	S
C	G : 1D (CL 1 (WD D;)	3V	D 4 1 500/	_		150	kHz
f_{CLK1}	Serial Data Clock (WR Pin)	5V	-Duty cycle 50%			300	kHz
C		3V	D 1 500/	_		75	kHz
f_{CLK2}	Serial Data Clock (RD Pin)	5V	Duty cycle 50%			150	kHz
f _{TONE}	Tone Frequency		On-chip RC oscillator	_	2.0 or 4.0	_	kHz
	Serial Interface Reset Pulse Width	1 3V	-CS	_	250	_	
t _{CS}	(Figure 3)	5V					ns
			Write mode	3.34	_		
	WR, RD Input Pulse Width	3V	Read mode	6.67	_		μs
t_{CLK}	(Figure 1)	5V	Write mode	1.67	_		
			Read mode	3.34	_		μs
	Rise/Fall Time Serial Data Clock	3V					
$t_{\mathbf{r},} t_{\mathbf{f}}$	Width		_	_	120		ns
	(Figure 1)	5V					
	Setup Time for DATA to \overline{WR} , \overline{RD}	3V	_	_			ns
t_{su}	Clock Width	5V			120		
	(Figure 2)						
t _h	Hold Time for DATA to WR, \overline{RD} Clock Width	3V		_	120	_	
di Ciock ((Figure 2)	5V					
	Setup Time for \overline{CS} to \overline{WR} , \overline{RD}	3V					
t_{su1}	Clock Width			_	100	—	ns
	(Figure 3)	5V					
_	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$	3V		_	100	_	
t _{h1}	Clock Width (Figure 3)	5V] –				ns
	(Figure 3)						

p. 6 Last update: 2008-06-03 04:36









Figure 2

Functional Description

Display memory - RAM

The static display memory (RAM) is organized into 32x4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD




RAM mapping

driver. Data in the RAM can be accessed by

the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:

System oscillator

The SS1621 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (256kHz), a crystal oscillator (32.768kHz), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is, however, available only for the



System oscillator configuration

p. 7

on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to enter the power down mode, similar to the case in the external 256kHz clock source operation. At the initial system power on, the SS1621 is at the SYS DIS state.

Time base and Watchdog Timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of and 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of and internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the IRQ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

$$f_{\mathrm{WDT}} = \frac{32kHz}{2^{\mathrm{n}}}$$

Where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (256kHz), or an external frequency of 256kHz.

If an on-chip oscillator (256kHz) or an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates the WDT time-out flag output (connect the WDT time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRQ pin, and the output of the time base generator is connected to the IRQ pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the base time generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the IRQ EN or the IRQ DIS command, respectively. The IRQ EN makes the output of the time base

Name	Command Code	Function		
LCD OFF	0 0 0 0 0 0 0 1 0 X Turn off LCD outputs			
LCD ON	1 0 0 0 0 0 0 0 0 1 1 X	Turn on LCD outputs		
		c=0:1/2 bias option		
		c=1:1/3 bias option		
BIAS & COM	1 0 0 0 0 1 0 a b X c X	ab=00:2 commons option		
		ab=01:3 commons option		
		ab=10:4 commons option		

generator or of the WDT time-out flag appear on the \overline{IRQ} pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of sys tem frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the SS1621 will continue working until system power fails or the external clock source is removed. After the system power on, the \overline{IRQ} will be disabled.

Tone output

A simple tone generator is implemented in the SS1621. The tone generator can output a pair of differential driving signals on the BZ and BZ, which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs, namely BZ and BZ, area pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the BZ output will remain at low level.

LCD driver

The SS1621 is a 128 (32x4) patterns LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the SS1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 100, namely **100**, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. Using the LCD related commands; the SS1621 can be compatible with most types of LCD panels.

Command format

The SS1621 can be configured by the S/W setting. There are two mode commands to configure the SS1621 resources and to transfer the LCD display data. The configuration mode of the SS1621 is called command mode, and its command mode IC is **100**. The command mode consists of system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a

timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode Ids and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100


The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely **100**, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the previous operation mode will be reset also. Once the \overline{CS} pin returns to "0" a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the SS1621. The \overline{CS} line is used to initialize the serial interface circuit and to terminate the communication between the host

controller and the SS1621. If the CS pin is set to 1, the data and command issued between the host controller and the SS1621 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the SS1621. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the SS1621 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the SS1621. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by being connected with the IRQ pin of the SS1621.


Timing Diagrams READ mode (command code: 1 1 0) WR \overline{RD} 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 X 1 1 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) cs WR \mathbf{T} \overline{RD} 0 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 **DATA** Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) READ mode (successive address reading) WRITE mode (command code: 101) WRITE mode (successive address writing) cs $\overline{\mathsf{WR}}$ 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) cs AAAAAAAAAAAWR 1 | 0 | 1 | A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 | X | 1 | 0 | 1 | A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 | DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2)



Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.

Application Circuits

Host controller with a SS1621 display system



Note: The connection of \overline{IRQ} and \overline{RD} pin can be selected depending on the requirement of the μC .

The voltage applied to V_{LCD} pin must be lower than V_{DD} .

Adjust VR to fit LCD display, at V_{DD} =5V, V_{LCD} =4V, VR=15k Ω +20%

Adjust R (external pull-high resistance) to fit user's time base clock.

p. 13 Last update: 2008-06-03 04:36

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY-WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LEC OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	С	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscil- lator	
RC 256K	100	0001-10XX-X C System clock source, extern source			Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BLAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00:2 commons option ab=01:3 commons option ab=10:4 commons option	
BLAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00:2 commons option ab=01:3 commons option ab=10:4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	С	Tone frequency, 2kHz	
ĪRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-X000-X	С	Time base/WDT clock Output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	С	Time base/WDT clock Output: 2Hz	

p. 14 Last update: 2008-06-03 04:36

Name	ID	Command Code		Function	
				The WDT time-out flag after: 2s	
				Time base/WDT clock	
F4	100	101X-X010-X	C	Output: 4Hz	
				The WDT time-out flag after: 1s	
				Time base/WDT clock	
F8	100	101X-X011-X	C	Output: 8Hz	
				The WDT time-out flag after: 1/2s	
				Time base/WDT clock	
F16	100	101X-X100-X	C	Output: 16Hz	
				The WDT time-out flag after: 1/4s	
				Time base/WDT clock	
F32	100	101X-X101-X	C	Output: 32Hz	
				The WDT time-out flag after: 1/8s	
				Time base/WDT clock	
F64	100	101X-X110-X	C	Output: 64Hz	
				The WDT time-out flag after: 1/16s	
				Time base/WDT clock	
F128	100	101X-X111-X	C	Output: 128Hz	Yes
				The WDT time-out flag after: 1/32s	
TEST	100	1110-0000-X	С		
NORMAL	100	1110-0011-X	C		Yes

Note: X: Don't care

A5~A0: RAM addresses D3~D0: RAM data

D/C: Data/command mode Def.: Power on reset default

All the bold forms, namely **110**, **101**, and **100**, are mode commands. Of these, **100** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 256kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the SS1621 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the SS1621.