书目(页数)
(一)synopsys综合类
Logic Synthesis using Synopsys(第二版,余2本)
(二)前端整体设计类
Digital Systems design using VHDL (470页)
Verilog Computer Design arithim to hardwarwe(P580)
verilog Design Library (P400)
(三) 激励类
Writing Tecsbench ,Function verification of HDL Model(P350,余2本)
(四)soc设计和测试
System-on-chip:Design and Test(P265)
Design-for-test for IC and Embedded Core(P330)
System-on-chip :Verification Methodology and technique(P335)
联系方式: haifengyuyun@etang.com
如果无意,请勿扰,谢谢